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Following on from the theme in the last
issue, patent defence is in the news again.
In May Nichia Corporation had filed a law-
suit in Osaka District Court to enjoin
Moeller Electric Ltd, Japan (Moeller), the
Japanese subsidiary of Moeller GmbH in
Germany (Moeller German HQ), from
infringing Nichia’s patents.The suit seeks
damages for past infringement as well as
an injunction against any further infringing
activity.
Moeller’s products are made by Moeller
German HQ, so Nichia warned them about
possible infringement of Nichia patents last
August. But since then Nichia’s intellectual
property rights had been hardly respected,
it claims.Therefore, Nichia filed the lawsuit
alleging the blue LED mounted on the LED
element (Type No. M22-LED-B) sold by
Moeller infringed Nichia’s patents (Japanese
Patents 2770717, 3356034, 3656456), and
demanded Moeller cease the infringing
activities.
Once again Nichia is taking ‘necessary
measures’ to protect its intellectual proper-
ty (IP) rights against any infringing compa-
nies in any part of the world. It is kept
busy because Nichia is probably the top
short-wavelength LED provider in Japan.
It also publishes patents fairly often.
See, for example, US Patent 7,042,017 for
M.Yamada, who also has covered MQW
active layer devices.
Present approaches to achieve white light
have some problems. Nichia’s invention is a
LED which can emit white light by itself. In
the growth regime, if the flow of the indi-
um precursor can be decreased to keep the
main peak wavelength shifted by the higher
growth temperature (800–810°C), light
emitted by the second well layer has the
wider half-width without changing its main
wavelength. Figure 1 shows the spectrum
distribution diagram of light emitted by the
second well layer.Therefore the light spec-
trum can be widened by the higher growth
temperature, or by alternative ways such as
having the active layer thicker, adding impu-
rity therein, or in combination.
A US company with a growing interest in
GaN microelectronics especially for RF
applications (see news section) is RF Micro
Devices Inc.There remains a need for a
high-voltage GaN HEMT structure. In US
Patent 7,026,665, J. Smart et al. report a
high-voltage, high-power GaN transistor
structure with a sub-buffer layer to prevent
injection of electrons into the substrate
during high-voltage operation (Figure 2).
Use of AlN improves the performance. It
also includes a transitional layer, a GaN
buffer layer, and an AlGaN Schottky layer.
RFMD also offers a solution to the need to
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Figure 1. Spectrum distribution diagram of light emitted by the light-emitting device reported in 
US Patent 7,042,017.
Figure 2. High-voltage GaN HEMT structure, from US Patent 7,026,665.
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provide GaN HEMTs with a reproducible
termination layer capable of preventing
surface reactions during fabrication and
operation of the GaN HEMT.
Meanwhile, another route being pursued
by quite a few research institutes world-
wide is nitride growth on ‘alternative’ sub-
strates. Due to the lack of commercially
available GaN substrates, GaN heterostruc-
tures are nowadays grown mainly on sap-
phire and silicon carbide (SiC). Si is a very
attractive alternative due to its very low
cost compared to sapphire and SiC. IMEC
in Belgium recently demonstrated growth
of GaN HEMTs on 150mm silicon. In a
presentation at the 13th International
Conference on Metal Organic Vapor Phase
Epitaxy in Miyazaki, Japan, IMEC
researchers demonstrated the growth of
low-sheet-resistivity AlGaN/GaN HEMTs on
Si, paving the way to low-cost GaN power
devices for high-efficiency/high-power sys-
tems beyond the silicon limits.The high-
quality AlGaN and GaN layers were grown
in IMEC’s new 150mm Thomas Swan
Close-Coupled Showerhead MOVPE sys-
tem.This infrastructure extension allows
IMEC to offer access to its AlGaN/GaN epi-
wafers in a service mode to laboratories
and partner companies.
For the first time ever, they claim, excellent
uniformity results have been obtained for
the growth of HEMTs on 150mm Si wafers.
HEMT structures with a sheet resistivity as
low as 272±5 ohm/square and a standard
deviation as small as 1.9% (edge excluded)
have been demonstrated.
IMEC says that the process overcomes cur-
rent problems associated with the growth
of high-quality epitaxial GaN layers on Si.
These problems result from the high lattice
mismatch and the large difference in ther-
mal expansion coefficient between Si and
GaN.An AlGaN buffer layer has been suc-
cessfully introduced to provide compres-
sive stress in the top GaN layer.This, in
combination with an IMEC proprietary in
situ silicon nitride passivation layer, results
in superb HEMT devices on Si.
Other benefits include the acceptable ther-
mal conductivity of Si (half that of SiC) and
its availability in large quantities and large
wafer sizes.
This work forms part of the framework of
an European Space Agency (ESA) project
called Epi-GaN.“This reactor is a very valu-
able extension of our existing 3 × 2” sys-
tem, as it increases both growth capacity
and wafer size (up to 150 mm),” says
Marianne Germain, director of IMEC’s
Efficient Power Program.“The results con-
firm the capability of IMEC to grow HEMT
epi-wafers with excellent quality, good uni-
formity and high reproducibility.”
Incidentally, specifications on epi-wafer
characteristics available through this serv-
ice can be obtained at IMEC on demand;
AlGaN/GaN HEMT epi-wafers can be grown
on sapphire, SiC or Si substrates. For more
details, visit: www.imec.be
Current mirrors
In the area of microelectronic devices
made on other compounds, US Patent
7,064,614 has been awarded to J.T. Feng
and D.C. Caruth of InP specialist Xindium
Technologies Inc (Crystal Lake, IL), for a
current mirror biasing circuit with power
control for HBT power amplifiers.
An electronic circuit includes a current
mirror bias circuit and a power amplifier
that has a power transistor for amplifying
RF signals such that the output collector
current of the power transistor is approx-
imately constant over a wide range of
varying power supply voltages.The
power transistor is biased by a current
mirror biasing circuit that has a reference
voltage that maintains the quiescent DC
collector current at an approximately
constant value.The reference voltage may
be varied to provide control of the out-
put power of the power amplifier. Even if
the voltage does not vary, the power of
the transmitting device may need to be
increased or decreased, depending on the
application. For instance, where a mobile
phone is continually moving and chang-
ing its distance from the base station.
Therefore, there is a need for a current
mirror bias circuit with the capability of
providing an approximately constant qui-
escent collector current in the RF power
transistor despite a changing voltage sup-
plied to the power terminal.
Here, a constant reference voltage is provid-
ed for biasing a current mirror bias circuit
that will maintain a constant collector cur-
rent in a transistor. By using two separate
voltage supplies, the high power-added effi-
ciency of the transistor is maintained, since
the reference voltage for the current mirror
bias circuit controls the quiescent DC col-
lector current in the transistor at a fairly
constant value across a wide range of col-
lector voltages. For more details, visit:
www.xindium.com
Finally, in the journal Superlattices and
Microstructures [Volume 39, Issue 5,
436–445 (May 2006), DOI: 10.1016/
j.spmi.2005.10.002], the characteristics of
InGaP/GaAs HBTs with sulphur treatments
are reported by Ssu-I Fu et al. of National
Cheng-Kung University and Nation Ilan
University in Taiwan.They discuss the high
density of surface states and large surface
recombination velocity found in III–V
material, and how surface passivation is a
crucial processing step for fabricating
high-performance devices. In particular,
these defects produced by native surface
oxides are known to affect the perform-
ance and reliability of minority carrier
devices, such as HBTs. In the InGaAs/InP
material system, due to the very low sur-
face recombination velocity, the surface
recombination problem is usually negligi-
ble. But surface recombination is a draw-
back. So a lot of research has been report-
ed on the improvement of the optical and
electrical properties of compounds by
chemical treatments. Reduction of the sur-
face recombination velocity and enhance-
ment of photoluminescence intensity has
been achieved on III–V surfaces after sul-
phur passivation for high-performance
devices.
In this paper the sulphur treatment is
based on the use of (NH4)2S solution.The
S atom is bonded to the Ga atom with
possible bond configurations such as
Ga–S–Ga. Due to the reduction of surface
recombination velocity, the performance
of studied devices with sulphur treatment
is improved.The base surface recombina-
tion current component, the series resist-
ance, the turn-on voltage of a base–emitter 
junction, and the offset voltage are
reduced and the current gains at lower 
collector current regimes are improved
substantially.
Improving LED light extraction
efficiency
In US Patent 7,064,356, E.P. Stefanov et al.
of GELcore LLC (Valley View, OH) describe
a flip chip LED with micromesas and a con-
ductive mesh. In a flip chip arrangement,
active light-generating layers are deposited
on a light-transmissive substrate wafer, and
frontside electrodes are formed on the
light-generating layers. In the flip chip
arrangement, light is extracted through the
light-transmissive substrate. However, prob-
lems can arise in that 
waveguiding in the light-generating layers
tends to trap light and reduce the light
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extraction efficiency. Moreover, the unifor-
mity of lateral current spreading across the
active device area suffers because the n-
type and p-type electrodes are non-overlap-
ping.A flip LED (12) includes a light-trans-
missive substrate (10) with a base semicon-
ducting layer (40) disposed thereon
(Figure 3).A conductive mesh (18) is dis-
posed on the base semiconducting layer
and is in electrically conductive contact.
Light-emitting micromesas (30) are disposed
in openings (20) of the conductive mesh.
The base semiconducting layer is deposit-
ed onto the substrate, but an epitaxy-pro-
moting layer of AIN could be deposited
first to improve subsequent epitaxy.After
epitaxy, the micromesas are formed by
mesa etching to define the slanted side-
walls (32) and the trenches (34).The angle
of the slanted sidewalls is optimised for
specific light-emitting device applications.
The mesa etching does not completely
remove the base semiconducting layer.
That is, at least a portion of the base semi-
conducting layer remains in the area of
the trenches, and so the base semicon-
ducting layer is continuous across the
active device area.This lateral continuity
of the base semiconducting layer
enhances current spreading among the
micromesas.
In US patent 7,064,355, M.D. Camras et al.
of Lumileds Lighting US LLC (San Jose, CA)
provide LEDs with improved light extrac-
tion efficiency.They have a stack of layers
bonded to a transparent optical element
with a refractive index for light emitted by
the active region preferably greater than
1.8.What is needed is a method for
increasing the light extraction efficiency 
of light-emitting devices which does not
suffer from the usual drawbacks. If LEDs
are ground into hemispherical shapes, total
internal reflection is reduced. But this
technique is tedious and inefficient in
materials, plus defects arise from the grind-
ing process, compromising reliability and
performance.
Here a method of bonding a transparent
optical element (e.g. a lens or an optical
concentrator) to a light-emitting device
includes elevating the temperature of the
optical element and the stack and applying
a pressure to press the optical element and
the light-emitting device together. A block
of optical element material may be bonded
to the light-emitting device and then
shaped into an optical element.The bond-
ing is claimed to improve the light extrac-
tion efficiency of the light-emitting device
by reducing the loss due to total internal
reflection.Advantageously, this improve-
ment can be achieved without the use of
an encapsulant.
The International Technology Roadmap for
Semiconductors (ITRS) addresses 50nm InP
HEMTs in the production year 2007–2008.
InP HEMT processes using 100nm gate
lengths are now well established, and 70nm
gate-length technology is qualified for pro-
duction.The next down-scaling for produc-
tion is aiming at a gate length of 50nm, as
reported in the classic paper by Nguyen et
al. However, the published literature on InP
HEMT MMICs implementing 50nm gate-
length technology is scarce, with only one
paper recently reported.
InGaAs-InAlAs-InP high-electron-mobility
transistors (InP HEMTs) have traditionally
been the preferred transistor technology
for demanding mm-wave electronics
where power gain, signal-to-noise ratio,
and DC power consumption are of pri-
mary importance. Even though InP HEMT
technology is being challenged by more
cost-efficient MHEMT technology on GaAs
bulk, niche applications such as ultra-low
noise amplifiers, solid-state power ampli-
fiers above W-band and circuits beyond
220GHz are usually first realized in InP
HEMT technology.
In a paper in Solid-State Electronics (Vol.
50, No. 5 (May 2006), pp. 858–864) Mikael
Malmkvist,Anders Mellberg, Niklas
Rorsman, Herbert Zirath and Jan Grahn of
Chalmers University of Technology,
Department of Microtechnology and
Nanoscience, in Sweden report the design
and realization of a complete InP HEMT
microstrip MMIC process.The process
incorporates 50nm gate-length p-HEMTs,
MIM capacitors and thin-film resistors
(TFRs).
A 2×15 µm HEMT showed an extrinsic peak
transconductance of 1130 mS/mm at a
drain-source voltage of 2.0V and a 2×35 µm
HEMT exhibited a current gain cut-off fre-
quency of 200GHz and a power gain cut-off
frequency of 310GHz at a drain-source volt-
age of 1.1V. Passive device results included
85 ohm/square, open tantalum nitride TFRs
and 300 pF/mm2 silicon nitride MIM capaci-
tors.The integration of the components in a
microstrip-based MMIC process has been
demonstrated by designing, processing and
testing of a wideband resistive feedback
amplifier.
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Figure 3. Cross-section of a flip chip light-emitting diode with micromesas and a conductive mesh, from
US Patent 7,064,356.
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